




















-0.715700.	 	Both	 these	values	 are	 compared	with	 the	 standard	VTH	 	value	
from	Silterra,	where	this	calculation	involved	polynomial	regression	technique	
in	MATLAB.		It	is	found	that,	the	tested	PMOS	devices	are	practical	but	the	














by	polysilicon	as	polysilicon	has	 the	ability	 to	 reduce	 the	 threshold	voltage	





Fig	2	 and	Figure	3	 show	 the	 structure	 and	 symbol	of	 a	NMOS	and	PMOS	
respectively.	
	 Complementary	 MOS	 (CMOS)	 refers	 to	 complementary	 p-type	
MOSFET	and	n-type	MOSFET	pair	as	shown	 in	Figure	4.	 	CMOS	logic	 is	
the	most	popular	technology	utilized	in	present-day	integrated	circuit	design.	
The	main	reasons	for	the	success	of	CMOS	are	low	power	consumption	and	




















B. Focused Ion Beam (FIB) Milling Technique 
The	 operation	 of	 a	 FIB	 begins	 with	 a	 liquid	 metal	 ion	 source	 (LMIS).	A	
reservoir	of	Gallium,	Ga	is	positioned	in	contact	with	a	sharp	Tungsten	(W)	





exists	 in	 the	 liquid	state	near	room	temperature,	and	(ii)	Ga	can	be	focused	
to	a	very	fine	probe	size	(<10	nm	in	diameter).		FIBs	typically	operate	with	
an	accelerating	voltage	between	5	to	50	keV.		By	controlling	the	strength	of	































D. Field Emission Scanning Electron Microscope (FESEM)





kind	of	zigzag	pattern	by	an	electron	beam.	 	 Its	principle	 is	almost	 like	 the	
SEM	but	it	can	have	a	better	resolution	images.
E. Energy Dispersive X-rays (EDX) Analysis
Normally,	 a	 SEM	unit	 is	 used	 for	monitoring	 the	 cross-section	 area	 of	 the	
CMOS	device	(sample),	whereas	the	composition	of	the	sample	can	determine	
qualitatively	by	EDX	analysis	build	in	unit.
	 During	EDX	analysis,	 the	 specimen	 is	 bombarded	with	 an	 electron	
beam	 inside	 the	 scanning	 electron	 microscope.	 The	 bombarding	 electrons	
collide	with	the	specimen	atom’s	electrons,	knocking	some	of	them	off	in	the	
process.	A	higher-energy	electron	from	an	outer	shell	eventually	occupies	a	





depends	 on	which	 shell	 it	 is	 transferring	 from,	 as	well	 as	which	 shell	 it	 is	
transferring	 to.	 Furthermore,	 the	 atom	 of	 every	 element	 releases	 X-rays	
with	 unique	 amounts	 of	 energy	 during	 the	 transferring	 process.	 Thus,	 by	
measuring	 the	amounts	of	energy	present	 in	 the	X-rays	being	released	by	a	
specimen	during	electron	beam	bombardment,	the	identity	of	the	atom	from	
which	the	X-ray	was	emitted	can	be	established.









The	 purpose	 of	 the	 study	 was	 to	 measure	 the	 electrical	 characteristics,	
observe	the	structure	and	characterize	the	material	of	0.21µm	CMOS	devices.	
The	 electrical	 property	 characterization	 and	 material	 characterization	 were	
conducted	using	the	following	procedure.	
A. Electrical Property Characterization
The	CVIV	measurement	system	consists	of	four	probes	manipulators,	which	
consist	 of	 BNC	 cable	 and	 probe	 needle,	 a	 microscope,	 and	 wafer	 plate,	
measurement	 equipment	 (tester	 –	 in	 this	 case	 using	 Keithley	 236	 Source	
Measuring	Unit,	SMU)	that	are	connected	to	software	(PC	Controller)	using	
IEEE	cable,	light	and	vacuum	tube.	
	 The	 device	was	 placed	 on	 the	wafer	 plate	which	 had	 vacuum	 tube	
to	 suck	 the	wafer	 down	 to	 its	 place.	The	 plate	was	 placed	 right	 under	 the	
microscope	to	view	the	cross	section	of	the	device.	Then	the	probes	touch	the	
four	terminal	of	the	device	namely	the	source,	drain,	gate	and	substrate.	After	















The	 ID	 is	measured	 and	 IDVD	curve	 is	 plotted.	Then	 the	 obtained	 curve’s	
shape	was	compared	with	the	standard	IDVD	curve.
B. Material Characterization
In	 this	 section,	 the	 sample	 must	 be	 prepared	 before	 being	 tested.	 The	
equipment	that	was	used	was	microscope,	diamond	cutter,	FIB,	FESEM,	and	
SEM	with	EDXA	built-in	 unit.	The	diamond	 cutter	was	 used	 to	 cleave	 the	
wafer	 to	become	 smaller	 pieces.	The	 steps	 for	wafer	 cleaving	by	using	 the	
diamond	cutter	to	prepare	the	sample	for	FIB	are	shown	in	Figure	6.	
	 After	 the	 wafer	 had	 been	 cleaved,	 the	 sample	 was	 cross-sectioned	
to	 prepare	 for	 the	 EDX	 analysis.	 The	 cross-section	 of	 the	 sample	 was	
prepared	by	using	the	FIB.	The	sample	needed	to	be	cross-sectioned	was	put	




Here,	 the	 depth	 that	 could	 be	 milled	 was	 around	 3µm	 from	 the	 sample’s	
surface.	 After	 the	 cross-section	 has	 been	 made,	 the	 CMOS	 structure	 was	
obtained	not	very	clear	nonetheless.	Thus,	 the	devices	cross-section	had	are	
















































































































































































































































































































































































































B. Results for material test
A	 cross-section	 structure	 of	 the	 CMOS	 device	 is	 shown	 in	 Figure	 11.	










spectrum	 is	 shown	 in	 (b).	 The	 average	 values	 of	 weight	 in	 percentage	 are	
shown	in	Table	3	and	Figure	13.	














Weight (%) for Elements in Location 1 







































supplier	of	 the	 sample.	Table	5	 shows	 the	standard	VTH	value	 from	Silterra	
(Silterra	 2006).	 From	 the	 table,	 it	 can	 be	 seen	 that	 the	 tolerance	 was	
approximately	12.7%	 for	both	 the	NMOS	and	PMOS.	Since	 the	VTH	value	
for	0.21µm	CMOS	devices	is	not	given,	the	polynomial	regression	technique	
in	MATLAB	 is	 used	 to	 calculate	 the	 standard	VTH	 value	 so	 that	 it	 can	 be	
compared	with	the	results	obtained	from	the	study.	
	 The	 standard	 VTH	 value	 for	 0.21µm	 device	 calculated	 from	 the	
polynomial	regression	technique	is	shown	in	Table	6,	Table	5	was	used	as	the	































B. Results of material characteristics




used	 as	metal	 interconnections.	 Silicon	 dioxide	 (SiO2)	 is	 used	 as	 dielectric	
layer	for	area	No.	3.



















is	 0.398393	 and	 -0.715700,	 respectively.	Both	VTH	values	were	 compared	
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